//and_gate.v
module and_gate(
    input       A,  //输入A
    input       B,  //输入B
    output      Y   //输出Y
);

    assign  Y = A & B;

endmodule
